View AD7835AP_3392105.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

rev. a information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of analog devices. a lc 2 mos quad 14-bit dac ad7834/ad7835 ? analog devices, inc., 1995 one technology way, p.o. box 9106, norwood. ma 02062-9106, u.s.a. tel: 617/329-4700 fax: 617/326-8703 features four 14-bit dacs in one package ad7834serial loading ad7835parallel 8-/14-bit loading voltage outputs power-on reset function max/min output voltage range of +/C8.192 v maximum output voltage span of 14 v common voltage reference inputs user assigned device addressing clear function to user-defined voltage surface mount packages ad783428-pin so, dip and cerdip ad783544-pin pqfp and plcc applications process control automatic test equipment general purpose instrumentation general description the ad7834 and ad7835 contain four 14-bit dacs on one monolithic chip. the ad7834 and ad7835 have output volt- ages in the range of 8.192 v with a maximum span of 14 v. the ad7834 is a serial input device. data is loaded in 16-bit format from the external serial bus, msb first after two leading 0s, into one of the input latches via din, sclk and fsync . the ad7834 has five dedicated package address pins, pa0C pa4, that can be wired to agnd or v cc to permit up to 32 ad7834s to be individually addressed in a mul tipackage application. the ad7835 can accept either 14-bit parallel loading or double-byte loading, where right-justified data is loaded in one 8-bit and one 6-bit byte. data is loaded from the external bus into one of the input latches under the control of the wr , cs , byshf and dac channel address pins, a0Ca2. with either device, the ldac signal can be used to update either all four dac outputs simultaneously or individually, on reception of new data. in addition, for either device, the asynchronous clr input can be used to set all signal outputs, v out 1Cv out 4, to the user-defined voltage level on the device sense ground pin, dsg. on power-on, before the power sup- plies have stabilized, internal circuitry holds the dac output voltage levels to within 2 v of the dsg potential. as the sup- plies stabilize, the dac output levels move to the exact dsg potential (assuming clr is exercised). the ad7834 is available in 28-pin 0.3" so and 0.6" dip pack- ages, and the ad7835 is available in a 44-pin pqfp package and a 44-pin plcc package. ad7835 functional block diagram x1 dac 1 latch input register 1 v cc v dd v ss v ref (?a v ref (+)a v out 1 byshf db13 db0 a0 a1 a2 cs x1 dac 2 latch dac 2 input register 2 x1 dac 3 latch input register 3 x1 dac 4 latch input register 4 dac 1 ad7835 v out 2 v out 3 v out 4 agnd dgnd ldac dsg b clr dsg a dac 4 dac 3 v ref (?b v ref (+)b address decode input buffer wr 14 ad7834 functional block diagram x1 dac 1 latch input register 1 v cc v dd v ss v ref (? v ref (+) v out 1 paen pa0 pa1 pa2 pa3 pa4 control logic & address decode serial-to- parallel converter fsync din sclk x1 dac 2 latch dac 2 input register 2 x1 dac 3 latch dac 3 input register 3 x1 dac 4 latch dac 4 input register 4 dac 1 ad7834 v out 2 v out 3 v out 4 agnd dgnd ldac dsg clr
p arameter a b s units test conditions/comments accuracy resolution 14 14 14 bits relative accuracy 2 1 2 lsb max differential nonlinearity 0.9 0.9 0.9 lsb max guaranteed monotonic over temperature full-scale error v ref (+) = +7 v, v ref (C) = C7 v t min to t max 5 5 8 mv max zero-scale error 4 4 5 mv max v ref (+) = +7 v, v ref (C) = C7 v gain error 0.5 0.5 0.5 mv typ v ref (+) = +7 v, v ref (C) = C7 v gain temperature coefficient 2 4 4 4 ppm fsr/ c typ 20 20 20 ppm fsr/ c max dc crosstalk 2 50 50 50 m v max see terminology. r l = 10 k w reference inputs dc input resistance 30 30 30 m w typ input current 1 1 1 m a max per input v ref (+) range 0/+8.192 +7/+8.192 0/+8.192 v min/max v ref (C) range C8.192/0 C8.192/0 C8.192/0 v min/max [v ref (+)Cv ref (C)] 5/14 7/14 5/14 v min/max for specified performance. can go as low as 0 v, but performance not guaranteed device sense ground inputs input current 2 2 2 m a max per input. v dsg = C2 v to +2 v digital inputs v inh , input high voltage 2.4 2.4 2.4 v min v inl , input low voltage 0.8 0.8 0.8 v max i inh , input current 10 10 10 m a max c in , input capacitance 10 10 10 pf max power requirements v cc 5.0 5.0 5.0 v nom 5% for specified performance v dd 15.0 15.0 15.0 v nom 5% for specified performance v ss C15.0 C15.0 C15.0 v nom 5% for specified performance power supply sensitivity d full scale/ d v dd 110 110 110 db typ d full scale/ d v ss 100 100 100 db typ i cc 0.2 0.2 0.5 ma max v inh = v cc , v inl = dgnd 3 3 3 ma max ad7834. v inh = 2.4 v min, v inl = 0.8 v max 6 6 6 ma max ad7835. v inh = 2.4 v min, v inl = 0.8 v max i dd 10 10 15 ma max ad7834. outputs unloaded 15 15 15 ma max ad7835. outputs unloaded i ss 10 10 15 ma max outputs unloaded C2C rev. a ad7834/ad7835Cspecifications (v cc = +5 v 5%; v dd = +15 v 5%; v ss = C15 v 5%; agnd = dgnd = 0 v; t a 1 = t min to t max , unless otherwise noted) (these characteristics are included for design guidance and are not subject to production testing. ) ac performance characteristics p arameter a b s units test conditions/comments dynamic performance output voltage settling time 10 10 10 m s typ full-scale change to 1/2 lsb. dac latch contents alternately loaded with all 0s and all 1s digital-to-analog glitch impulse 120 120 120 nv-s typ measured with v ref (+) = v ref (C) = 0 v. dac latch alternately loaded with all 0s and all 1s dc output impedance 0.5 0.5 0.5 w typ see terminology channel-to-channel isolation 100 100 100 db typ see terminology; applies to the ad7835 only dac to dac crosstalk 25 25 25 nv-s typ see terminology digital crosstalk 3 3 3 nv-s typ feedthrough to dac output under test due to change in digital input code to another converter digital feedthrough C ad7834 0.2 0.2 0.2 nv-s typ effect of input bus activity on dac output under test digital feedthrough C ad7834 0.1 0.1 0.1 nv-s typ output noise spectral density @ 1 khz 40 40 40 nv/ ? hz typ all 1s loaded to dac. v ref (+) = v ref (C) = 0 v notes 1 temperature range is as follows: a version: C40 c to +85 c; b version: C40 c to +85 c; s version: C55 c to +125 c. 2 guaranteed by design. specifications subject to change without notice
ad7834/ad7835 rev. a C3C timing specifications 1 parameter limit at t min, t max units description ad7834 specific t 1 2 100 ns min sclk cycle time t 2 2 50 ns min sclk low time @ +25 c 60 ns min sclk low time C40 c to +85 c 66 ns min sclk low time C55 c to +125 c t 3 2 30 ns min sclk high time t 4 30 ns min fsync , paen setup time t 5 40 ns min fsync , paen hold time t 6 30 ns min data setup time t 7 10 ns min data hold time t 8 0 ns min ldac to fsync setup time t 9 40 ns min ldac to fsync hold time t 21 20 ns min delay between write operations ad7835 specific t 11 15 ns min a0, a1, a2, byshf to cs setup time t 12 15 ns min a0, a1, a2, byshf to cs hold time t 13 0 ns min cs to wr setup time t 14 0 ns min cs to wr hold time t 15 40 ns min wr pulse width t 16 40 ns min data setup time t 17 10 ns min data hold time t 18 0 ns min ldac to cs setup time t 19 0 ns min cs to ldac setup time t 20 0 ns min ldac to cs hold time general t 10 40 ns min ldac , clr pulse width notes 1 all input signals are specified with tr = tf = 5 ns (10% to 90% of 5 v) and timed from a voltage level of 1.6 v. 2 rise and fall times should be no longer than 50 ns. specifications subject to change without notice. (v cc = +5 v 5%; v dd = +15 v 5%; v ss = C15 v 5%; agnd = dgnd = 0 v) t 12 t 14 t 17 t 16 t 15 t 10 t 18 t 19 t 11 t 13 a0. a1 a2 byshf cs wr data ldac (simultaneous update) ldac (pre-channel update) figure 2. ad7835 timing diagram t 1 t 3 t 10 t 20 t 9 t 4 ldac (simultaneous update) ldac (pre-channel update) 1st clk 2nd clk 24th clk t 5 t 8 t 2 d0 d1 t 7 t 6 d22 d23 sclk din fsync figure 1. ad7834 timing diagram
rev. a C4C ad7834/ad7835 absolute maximum ratings 1 (t a = +25 c unless otherwise noted) v cc to dgnd . . . . . . . . . . . . . . . C0.3 v, +7 v or v dd + 0.3 v (whichever is lower) v dd to agnd . . . . . . . . . . . . . . . . . . . . . . . . . . C0.3 v, +17 v v ss to agnd . . . . . . . . . . . . . . . . . . . . . . . . . . +0.3 v, C17 v agnd to dgnd . . . . . . . . . . . . . . . . . . . . . . . C0.3 v, +0.3 v digital inputs to dgnd . . . . . . . . . . . . . . C0.3 v, v cc + 0.3 v v ref (+) to v ref (C) . . . . . . . . . . . . . . . . . . . . . . . C0.3 v, +18 v v ref (+) to agnd . . . . . . . . . . . . . . . v ss C 0.3 v, v dd + 0.3 v v ref (C) to agnd . . . . . . . . . . . . . . . v ss C 0.3 v, v dd + 0.3 v dsg to agnd . . . . . . . . . . . . . . . . . v ss C 0.3 v, v dd + 0.3 v v out (1C4) to agnd . . . . . . . . . . . . v ss C 0.3 v, v dd + 0.3 v operating temperature range industrial (a version) . . . . . . . . . . . . . . . . . C40 c to +85 c extended (s version). . . . . . . . . . . . . . . . . C55 c to +125 c storage temperature range . . . . . . . . . . . . . C65 c to +150 c junction temperature . . . . . . . . . . . . . . . . . . . . . . . . . +150 c plastic package q ja thermal impedance . . . . . . . . . . . . . . . . . . . . . +75 c/w lead temperature, soldering (10 sec) . . . . . . . . . . . +260 c cerdip package q ja thermal impedance . . . . . . . . . . . . . . . . . . . . . +52 c/w lead temperature, soldering (10 sec) . . . . . . . . . . . +300 c warning! esd sensitive device caution esd (electrostatic discharge) sensitive device. electrostatic charges as high as 4000 v readily accumulate on the human body and test equipment and can discharge without detection. although the ad7834/ad7835 feature proprietary esd protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. therefore, proper esd precautions are recommended to avoid performance degradation or loss of functionality. ordering guide linearity temperature error dnl package model range (lsbs) (lsbs) option 1 ad7834ar C40 c to +85 c 2 0.9 r-28 ad7834br C40 c to +85 c 1 0.9 r-28 ad7834an C40 c to +85 c 2 0.9 n-28 ad7834bn C40 c to +85 c 1 0.9 n-28 ad7834sq C55 c to +125 c 2 0.9 q-28 ad7835as 2 C40 c to +85 c 2 0.9 s-44 ad7835bs 2 C40 c to +85 c 1 0.9 s-44 AD7835AP 2 C40 c to +85 c 2 0.9 p-44a notes 1 r = small outline ic (soic); n = plastic dip; q = cerdip; s = plastic quad flatpack (pqfp); p = plastic leaded chip carrier (plcc). 2 contact sales office for availability. soic package q ja thermal impedance . . . . . . . . . . . . . . . . . . . . . +75 c/w lead temperature, soldering vapor phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . +215 c infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . +220 c pqfp package q ja thermal impedance . . . . . . . . . . . . . . . . . . . . . . 95 c/w lead temperature, soldering vapor phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . +215 c infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . +220 c plcc package q ja thermal impedance. . . . . . . . . . . . . . . . . . . . . . +55 c/w lead temperature, soldering vapor phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . +215 c infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . +220 c power dissipation (any package) . . . . . . . . . . . . . . . . 480 mw notes 1 stresses above those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2 transient currents of up to 100 ma will not cause scr latch up.
ad7834/ad7835 rev. a C5C ad7834 pin description pin mnemonic description v cc logic power supply; +5 v 5%. v ss negative analog power supply; C15 v 5%. v dd positive analog power supply; +15 v 5%. dgnd digital ground. agnd analog ground. v ref (+) positive reference input. the positive reference voltage is referred to agnd. v ref (C) negative reference input. the negative reference voltage is referred to agnd. v out 1...v out 4 dac outputs. dsg device sense ground input. used in conjunction with the clr input for power-on protection of the dacs. when clr is low, the dac outputs are forced to the potential on the dsg pin. din serial data input. sclk clock input for writing data to the device. fsync frame sync input. active low logic input used, in conjunction with din and sclk, to write data to the device with serial data expected after the falling edge of this signal. the contents of the 24-bit serial-to-parallel input register are transferred on the rising edge of this signal. pa0 . . . pa4 package address inputs. these inputs are hardwired high (v cc ) or low (dgnd) to assign dedicated package addresses in a multipackage environment. paen package address enable input. when low, this input allows normal operation of the device. when it is high, the device ignores the package address (but not the channel address) in the serial data stream and loads the serial data into the input registers. this feature is useful in a multipackage application where it can be used to load the same data into the same channel in each package. ldac load dac input (level sensitive). this input signal in conjunction with the fsync input signal, determines how the analog outputs are updated. if ldac is maintained high while new data is being loaded into the devices input registers, no change occurs on the analog outputs. subsequently, when ldac is brought low, the contents of all four input registers are transferred into their respective dac latches, updating the analog outputs. alternatively, if ldac is kept low while new data is shifted into the device, then the addressed dac latch (and corresponding analog output) is updated immediately on the rising edge of fsync . clr asynchronous clear input (level sensitive, active low). when this input is brought low, all analog outputs are switched to the externally set potential on the dsg pin. when clr is brought high, the signal outputs remain at the dsg potential until ldac is brought low. when ldac is brought low, the analog outputs are switched back to reflect their individual dac output levels. as long as clr remains low, the ldac signals are ignored and the signal outputs remain switched to the potential on the dsg pin. pin configuration dip and soic 14 13 12 11 17 16 15 20 19 18 10 9 8 1 2 3 4 7 6 5 28 27 26 25 24 23 22 21 top view (not to scale) nc = no connect v ss nc nc nc agnd dsg v ref (? v ref (+) v out 1 v dd nc nc v out 2 v out 4 dgnd v cc sclk ldac clr v out 3 din pa0 pa1 pa2 fsync pa3 pa4 paen ad7834
rev. a C6C ad7834/ad7835 ad7835 pin description pin mnemonic description v cc logic power supply; +5 v 5%. v ss negative analog power supply; C15 v 5%. v dd positive analog power supply; +15 v 5%. dgnd digital ground. agnd analog ground. v ref (+)a, v ref (C)a reference inputs for dacs 1 and 2. these reference voltages are referred to agnd. v ref (+)b, v ref (C)b reference inputs for dacs 3 and 4. these reference voltages are referred to agnd. v out 1...v out 4 dac outputs. cs level-triggered chip select input (active low). the device is selected when this input is low. db0 . . . db13 parallel data inputs. the ad7835 can accept a straight 14-bit parallel word on db0 to db13, where db13 is the msb and the byshf input is hardwired to a logic high. alternatively for byte loading, the bottom 8 data inputs, db0Cdb7, are used for data loading while the top 6 data inputs, db8 to db13, should be hardwired to a logic low. the byshf control input selects whether 8 lsbs or 6 msbs of data are being loaded into the device. byshf byte shift input. when low, it shifts the data on db0Cdb7 into the db8Cdb13 half of the input register. a0, a1, a2 address inputs. a0 and a1 are decoded to select one of the four input latches for a data transfer. a2 is used to select all four dacs simultaneously. ldac load dac input (level sensitive). this input signal in conjunction with the wr and cs input signals, de- termines how the analog outputs are updated. if ldac is maintained high while new data is being loaded into the devices input registers, no change occurs on the analog outputs. subsequently, when ldac is brought low, the contents of all four input registers are transferred into their respective dac latches, up- dating the analog outputs simultaneously. alternatively, if ldac is brought low while new data is being entered, then the addressed dac latch (and corresponding analog output) is updated immediately on the rising edge of wr . clr asynchronous clear input (level sensitive, active low). when this input is brought low, all analog outputs are switched to the externally set potentials on the dsg pins (v out 1 and v out 2 follow dsga while v out 3 and v out 4 follow dsgb). when clr is brought high, the signal outputs remain at the dsg po- tentials until ldac is brought low. when ldac is brought low, the analog outputs are switched back to reflect their individual dac output levels. as long as clr remains low, the ldac signals are ignored and the signal outputs remain switched to the potential on the dsg pins. wr level-triggered write input (active low). when active it is used in conjunction with cs to write data over the input data bus. dsga device sense ground a input. used in conjunction with the clr input for power-on protection of the dacs. when clr is low, dac outputs v out 1 and v out 2 are forced to the potential on the dsga pin. dsgb device sense ground b input. used in conjunction with the clr input for power-on protection of the dacs. when clr is low, dac outputs v out 3 and v out 4 are forced to the potential on the dsgb pin.
ad7834/ad7835 rev. a C7C pin configurations pqfp plcc 9 10 11 12 13 7 8 16 17 14 15 2144 3 4 5 6424140 43 35 36 37 38 39 33 34 31 32 29 30 18 19 20 21 22 23 24 25 26 27 28 pin 1 identifier top view (not to scale) db4 db5 db6 db1 cs wr v cc dgnd db0 db2 db3 nc dsgb v out 3 v out 4 db13 db12 db11 ad7835 nc dsga v out 1 v out 2 nc a2 a1 nc = no connect a0 clr ldac byshf db10 db9 db8 db7 nc v ref (+)a nc v ss v dd agnd nc v ref (+)b v ref (?a nc v ref (?b 12 13 14 15 16 17 18 19 20 21 22 3 4 5 6 7 1 2 10 11 8 9 40 39 38 41 42 43 44 36 35 34 37 29 30 31 32 27 28 25 26 23 24 33 pin 1 identifier top view (not to scale) nc dsgb v out 3 v out 4 db13 db12 db11 ad7835 db1 cs wr v cc dgnd db0 db2 db3 db4 db5 db6 nc dsga v out 1 v out 2 nc a2 a1 nc = no connect a0 clr ldac byshf db10 db9 db8 db7 nc v ref (?a v ref (+)a nc v ss v dd agnd nc nc v ref (+)b v ref (?b terminology relative accuracy relative accuracy or endpoint linearity is a measure of the max- imum deviation from a straight line passing through the endpoints of the dac transfer function. it is measured after adjusting for zero error and full-scale error and is normally expressed in least significant bits or as a percentage of full-scale reading. differential nonlinearity differential nonlinearity is the difference between the measured change and the ideal 1 lsb change between any two adjacent codes. a specified differential nonlinearity of 1 lsb maximum ensures monotonicity. dc crosstalk although the common input reference voltage signals are inter- nally buffered, small ir drops in the individual dac reference inputs across the die can mean that an update to one channel can produce a dc output change in one or other of the channel outputs. the four dac outputs are buffered by op amps that share com- mon v dd and v ss power supplies. if the dc load current changes in one channel (due to an update), this can result in a further dc change in one or other channel outputs. this effect is most ob- vious at high load currents and reduces as the load currents are reduced. with high impedance loads the effect is virtually unmeasurable. output voltage settling time this is the amount of time it takes for the output to settle to a specified level for a full-scale input change. digital-to-analog glitch impulse this is the amount of charge injected into the analog output when the inputs change state. it is specified as the area of the glitch in nv-secs. it is measured with the reference inputs connected to 0 v and the digital inputs toggled between all 1s and all 0s. channel-to-channel isolation channel-to-channel isolation refers to the proportion of input signal from one dacs reference input which appears at the out- put of the other dac. it is expressed in dbs. the ad7834 has no specification for channel-to-channel isola- tion because it has one reference for all dacs. channel-to- channel isolation is specified for the ad7835. dac-to-dac crosstalk dac-to-dac crosstalk is defined as the glitch impulse that ap- pears at the output of one converter due to both the digital change and subsequent analog o/p change at another converter. it is specified in nv-s. digital crosstalk the glitch impulse transferred to the output of one converter due to a change in digital input code to the other converter is defined as the digital crosstalk and is specified in nv-s. digital feedthrough when the device is not selected, high frequency logic activity on the devices digital inputs can be capacitively coupled both across and through the device to show up as noise on the v out pins. this noise is digital feedthrough. dc output impedance this is the effective output source resistance. it is dominated by package lead resistance. full-scale error this is the error in dac output voltage when all 1s are loaded into the dac latch. ideally the output voltage, with all 1s loaded into the dac latch, should be v ref (+) C 1 lsb. full- scale error does not include zero-scale error. zero-scale error zero-scale error is the error in the dac output voltage when all 0s are loaded into the dac latch. ideally the output voltage, with all 0s in the dac latch should be equal to v ref (C). zero- scale error is mainly due to offsets in the output amplifier. gain error gain error is defined as (full-scale error) C (zero-scale error).
rev. a C8C ad7834/ad7835Ctypical performance characteristics code/1000 inl ?lsbs 1.0 0.8 ?.0 0.4 0.2 0.0 ?.2 0.6 ?.4 ?.6 ?.8 02 16 46 8101214 figure 3. typical inl plot v ref (+) ?volts inl ?lsbs 0.5 0.45 0 0.35 0.3 0.25 0.2 0.4 0.15 0.1 0.05 08 2.5 5 dac 1 dac 3 dac 4 dac 2 temp = +25 c all dacs from 1 device figure 6. typical inl vs. v ref (+) (v ref (+) C v ref (C) = 5 v) 0.7 0.6 ?.2 0.4 0.3 0.2 0.1 0.5 0 ?.1 vert = 100mv/div horiz = 1?/div figure 9. typical digital/analog glitch impulse v ref (+) ?volts inl ?lsbs 0.9 0.8 0 0.6 0.5 0.2 0.1 0.7 0.4 0.3 8 01234567 figure 5. typical inl vs. v ref (+) (v ref (C) = C6 v) code/1000 inl ?lsbs 1.0 0.8 ?.0 0.4 0.2 0.0 ?.2 0.6 ?.4 ?.6 ?.8 02 16 46 8101214 figure 8. typical dac-to-dac matching volts 8 6 ? 2 0 ? 4 ?.985 ?.005 ?.045 ?.065 ?.085 ?.025 vert = 2v/div horiz = 1?/div vert = 10mv/div horiz = 1?/div v ref (+) = +7v v ref (? = ?v volts ?.105 figure 11. settling time (C) code/1000 inl ?lsbs 0.5 0.4 ?.5 0.2 0.1 0.0 ?.1 0.3 ?.2 ?.3 ?.4 02 16 4 6 8 10 12 14 figure 4. typical dnl plot dac 4 temperature ? c inl ?lsbs 0.8 0.7 0 ?0 +85 +25 0.5 0.4 0.3 0.2 0.6 0.1 dac 1 dac 2 dac 3 all dacs from one device figure 7. typical inl vs. temperature volts 8 6 ? 2 0 ? 4 7.25 7.225 7.175 7.15 7.125 7.2 vert = 2v/div horiz = 1.2?/div vert = 25mv/div horiz = 2.5?/div v ref (+) = +7v v ref (? = ?v volts 7.1 figure 10. settling time (+)
ad7834/ad7835 rev. a C9C table i. d23 control d23 control function 0 ignore following 23 bits of information. 1 use following 23 bits of address and data as normal. d22 and d21: decoded to select one of the four dac channels within a device. the truth table for d22 and d21 is as shown below in table ii. table ii. d22, d21 control d22 d21 control function 0 0 select channel 1 0 1 select channel 2 1 0 select channel 3 1 1 select channel 4 d20Cd16 : determines the package address. the five address bits allow up to 32 separate packages to be individually de- coded. successful decoding is accomplished when these five bits match up with the five hardwired pins on the physical package. d15Cd0 : dac data to be loaded into identified dac input register. this data must have two leading 0s followed by 14 bits of data, msb first. the msb is in location d13 of the 24-bit data stream. data loadingad7835, parallel loading device data can be loaded into the ad7835 in either straight 14-bit wide words or in two 8-bit bytes. in systems which can transfer 14-bit wide data, the byshf input should be hardwired to v cc . this sets up the ad7835 as a straight 14-bit parallel-loading dac. in 8-bit bus systems where it is required to transfer data in two bytes, it is necessary to have the byshf input under logic con- trol. in such a system the top 6 pins of the device data bus, db8Cdb13, must be hardwired to dgnd. new low byte data is loaded into the lower 8 places of the selected input register by carrying out a write operation while holding byshf high. a second write operation is subsequently executed with byshf low and the 6 msbs on the db0Cdb5 inputs (db5 = msb). d23 d22 d21 d20 d19 d18 d17 d16 d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 note: d23 is the first bit transmitted in the serial word. control bit to use/ignore following 23 bits of information channel address msb, d1 channel address lsb, d2 package address msb, pa4 package address, pa3 package address, pa2 package address, pa1 package address lsb, pa0 lsb, db0 second lsb, db1 third lsb, db2 db3 db4 db5 db6 db7 db8 db9 db10 third msb, db11 second msb, db12 msb, db13 second leading zero first leading zero figure 12. bit assignments for 24-bit data stream of ad7834 general description dac architecturegeneral each channel consists of a segmented 14-bit r-2r voltage-mode dac. the full- scale output voltage range is equal to the entire reference span of v ref (+) C v ref (C). the dac coding is straight binary; all 0s produces an output of v ref (C); all 1s pro- duces an output of v ref (+) C 1 lsb. the analog output voltage of each dac channel reflects the contents of its own dac latch. data is transferred from the ex- ternal bus to the input register of each dac latch on a per channel basis. the ad7835 has a feature whereby using the a2 pin, data can be transferred from the input data bus to all four input registers simultaneously. bringing the clr line low switches all the signal outputs, v out 1 to v out 4, to the voltage level on the dsg pin. the sig- nal outputs are held at this level after the removal of the clr signal and will not switch back to the dac outputs until the ldac signal is exercised. data loadingad7834, serial input device a write operation transfers 24 bits of data to the ad7834. the first 8 bits are control data and the remaining 16 bits are dac data (see figure 12). the control data identifies the dac chan- nel to be updated with new data and which of 32 possible pack- ages the dac resides in. in any communication with the device the first 8 bits must always be control data. note that the dac output voltages, v out 1 to v out 4, can be updated to reflect new data in the dac input registers in one of two ways. the first method normally keeps ldac high and only pulses ldac low momentarily to update all dac latches simultaneously with the contents of their respective input regis- ters. the second method ties ldac low, and channel updating occurs on a per channel basis after new data has been clocked into the ad7834. with ldac low, the rising edge of fsync transfers the new data directly into the dac latch, updating the analog output voltage. data being shifted into the ad7834 enters a 24-bit long shift register. if more than 24 bits are clocked in before fsync goes high, the last 24 bits transmitted are used as the control data and dac data. individual bit functions are discussed below. d23 : determines whether the following 23-bits of address and data should be used or should be ignored. this is effectively a software chip select bit. d23 is the first bit to be transmitted in the 24-bit long word.
rev. a C10C ad7834/ad7835 table iv. code table for unipolar operation binary number in dac latch analog output msb lsb (v out ) 11 1111 1111 1111 v ref (16383/16384) v 10 0000 0000 0000 v ref (8192/16384) v 01 1111 1111 1111 v ref (8191/16384) v 00 0000 0000 0001 v ref (1/16384) v 00 0000 0000 0000 0 v note v ref = v ref (+); v ref (C) = 0 v for unipolar operation. for v ref (+) = +5 v, 1 lsb = +5 v/2 14 = +5 v/16384 = 305 m v. bipolar configuration figure 14 shows the ad7834/ad7835 set up for 5 v opera- tion. the ad588 provides precision 5 v tracking outputs which are fed to the v ref (+) and v ref (C) inputs of the ad7834/ ad7835. the code table for bipolar operation of the ad7834/ ad7835 is shown in table v. +15v +5v v out (? to +5v) v cc 6 3 4 c1 1? agnd dgnd v dd v out v ref (+) v ref (? v ss ?5v * additional pins omitted for clarity r2 100k w ad7834/ ad7835 * signal gnd 2 14 15 16 12 8 13 11 10 5 9 7 r3 100k w r1 39k w 1 ad588 figure 14. bipolar 5 v operation table v. code table for bipolar operation binary number in dac latch analog output msb lsb (v out ) 11 1111 1111 1111 v ref (C) + v ref (16383/16384) v 10 0000 0000 0001 v ref (C) + v ref (8193/16384) v 10 0000 0000 0000 v ref (C) + v ref (8192/16384) v 01 1111 1111 1111 v ref (C) + v ref (8191/16384) v 00 0000 0000 0001 v ref (C) + v ref (1/16384) v 00 0000 0000 0000 v ref (C) v note v ref = (v ref (+) C v ref (C)). for v ref (+) = +5 v, and v ref (C) = C5 v, 1 lsb = 10 v/2 14 = 10 v/16384 = 610 m v. in figure 14, full-scale and bipolar zero adjustments are pro- vided by varying the gain and balance on the ad588. r2 varies the gain on the ad588 while r3 adjusts the offset of both the +5 v and C5 v outputs together with respect to ground. for bipolar-zero adjustment, the dac is loaded with 1000 . . . 0000 and r3 is adjusted until v out = 0 v. full scale is adjusted by loading the dac with all 1s and adjusting r2 un- til v out = 5(8191/8192) v = 4.99939 v. when bipolar-zero and full-scale adjustment are not needed, r2 and r3 can be omitted. pin 12 on the ad588 should be con- nected to pin 11 and pin 5 should be left floating. when 14-bit transfers are being used, the dac output voltages, v out 1Cv out 4, can be updated to reflect new data in the dac input registers in one of two ways. the first method normally keeps ldac high and only pulses ldac low momentarily to update all dac latches simultaneously with the contents of their respective input registers. the second method ties ldac low and channel updating occurs on a per channel basis after new data is loaded to an input register. in order to avoid the dac output going to an intermediate value during a 2-byte transfer, ldac should not be tied low permanently, but should be held high until the 2 bytes are writ- ten to the input register. when the selected input register has been loaded with the 2 bytes, ldac should then be pulsed low to update the dac latch and, hence, perform the digital-to- analog conversion. in many applications, it may be acceptable to allow the dac output to go to an intermediate value during a 2-byte transfer. in such applications, ldac can be tied low, thus using one less control line. the actual dac input register that is being written to is deter- mined by the logic levels present on the devices address lines, as shown in table iii. table iii. ad7835address line truth table a2 a1 a0 dac selected 0 0 0 dac 1 0 0 1 dac 2 0 1 0 dac 3 0 1 1 dac 4 1 x x all dacs selected unipolar configuration figure 13 shows the ad7834/ad7835 in the unipolar binary circuit configuration. the v ref (+) input of the dac is driven by the ad586, a +5 v reference. v ref (C) is tied to ground. table iv gives the code table for unipolar operation of the ad7834/ad7835. +15v +5v v out (0 to +5v) v cc 2 6 8 5 4 signal gnd c1 1nf agnd dgnd v dd v out v ref (+) v ref (? v ss ?5v * additional pins omitted for clarity r1 10k w ad7834/ ad7835 * ad586 signal gnd figure 13. unipolar +5 v operation offset and gain may be adjusted in figure 13 as follows: to ad- just offset, disconnect the v ref (C) input from 0 v, load the dac with all 0s and adjust the v ref (C) voltage until v out = 0 v. for gain adjustment, the ad7834/ad7835 should be loaded with all 1s and r1 adjusted until v out = 5 v(16383/16384) = 4.999695. many circuits will not require these offset and gain adjustments. in these c ircuits r1 can be omitted. pin 5 of the ad586 may be left open circuit and pin 2 (v ref (C)) of the ad7834/ad7835 tied to 0 v.
ad7834/ad7835 rev. a C11C v out has been disconnected from the dsg pin by the opening of g 5 but will track the voltage present at dsg via the unity gain buffer. power-on with ldac low, clr high in many applications of the ad7834/ad7835 ldac will be kept continuously low, thus updating the dac after each valid data transfer. if ldac is low when power is applied, then g 1 is closed and g 2 is open, thus connecting the output of the dac to the input of the output amplifier. g 3 and g 5 will be closed and g 4 and g 6 open, connecting the amplifier as a unity gain buffer, as before. v out is connected to dsg via g 5 and r (a thin film resistance between dsg and v out ) until v dd and v ss reach approximately 10 v. then, the internal power-on cir- cuitry opens g 3 and g 5 and closes g 4 and g 6 . this is the situa- tion shown in figure 18. v out is now at the same voltage as the dac output. dac g 1 g 3 v out r g 6 g 4 g 5 g 2 dsg figure 18. output stage with ldac low loading the dac and using the clr input when ldac goes low, it closes g 1 and opens g 2 as in fig- ure 18. the voltage at v out now follows the voltage present at the output of the dac. the output stage remains connected in this manner until a clr signal is applied. then the situation reverts to that shown in figure 17. once again v out remains at the same voltage as dsg until ldac goes low. this recon- nects the dac output to the unity gain buffer. dsg voltage range during power-on, the v out pins of the ad7834/ad7835 are connected to the relevant dsg pins via g 6 and the thin film re- sistor, r. the dsg potential must obey the max ratings at all times. thus, the voltage at dsg must always be within the range v ss C 0.3 v, v dd + 0.3 v. however, in order that the volt- ages at the v out pins of the ad7834/ad7835 stay within 2 v of the relevant dsg potential during power-on, the voltage applied to dsg should also be kept within the range agnd C 2 v, agnd + 2 v. once the ad7834/ad7835 has powered on and the on-chip amplifiers have settled, the situation is as shown as in figure 17. any voltage that is now applied to the dsg pin is buffered by the same amplifier that buffers the dac output voltage in nor- mal operation. thus, for specified operation, the maximum voltage that can be applied to the dsg pin increases to the maximum allowable v ref (+) voltage, and the minimum voltage that can be applied to dsg is the minimum v ref (C) voltage. after the ad7834/ad7835 has fully powered on, the outputs can track any dsg voltage within this minimum/maximum range. power-on of the ad7834/ad7835 power should normally be applied to the ad7834/ad7835 in the following sequence: first v dd and v ss , then v cc , then v ref (+) and v ref (C). controlled power-on of the output stage a block diagram of the output stage of the ad7834/ad7835 is shown in figure 15. it is capable of driving a load of 10 k w in parallel with 200 pf. g 1 to g 6 are transmission gates that are used to control the power on voltage present at v out . g 1 and g 2 are also used in conjunction with the clr input to set v out to the user defined voltage present at the dsg pin. dac g 1 g 3 v out r g 6 g 4 g 5 g 2 dsg figure 15. block diagram of ad7834/ad7835 output stage power-on with clr low, ldac high the output stage of the ad7834/ad7835 has been designed to allow output stability during power-on. if clr is kept low dur- ing power-on, then just after power is applied to the part, the situation is as depicted in figure 16. g 1 , g 4 and g 6 are open while g 2 , g 3 and g 5 are closed. dac g 1 g 3 v out r g 6 g 4 g 5 g 2 dsg figure 16. output stage with v dd < 10 v v out is kept within a few hundred millivolts of dsg via g 5 and r. r is a thin-film resistor between dsg and v out . the out- put amplifier is connected as a unity gain buffer via g 3 and the dsg voltage is applied to the buffer input via g 2 . the amplifi- ers output is thus at the same voltage as the dsg pin. the out- put stage remains configured as in figure 16 until the voltage at v dd and v ss reaches approximately 10 v. by now the output amplifier has enough headroom to handle signals at its input and has also had time to settle. the internal power-on circuitry opens g 3 and g 5 and closes g 4 and g 6 . this situation is shown in figure 17. now the output amplifier is connected in unity gain mode via g 4 and g 6 . the dsg voltage is still applied to the noninverting input via g 2 . this voltage appears at v out . dac g 1 g 3 v out r g 6 g 4 g 5 g 2 dsg figure 17. output stage with v dd > 10 v and clr low
rev. a C12C ad7834/ad7835 the v ref pins should never be allowed to float when power is applied to the part. (v ref (+) should never be allowed to go below v ref (C)C0.3 v. v ref (C) should never be allowed to go below v ss C0.3 v. v dd should never be allowed to go below v cc C0.3 v. in some systems it may be necessary to introduce one or more schottky diodes between pins to prevent the above situations arising at power-on. these diodes are shown in figure 19. how- ever in most systems, with careful consideration given to power supply sequencing, the above rules will be adhered to and pro- tection diodes wont be necessary. v ref (+) v ref (? ad7834 * * additional pins omitted for clarity sd103c 1n5711 1n5712 figure 19. power-on protection microprocessor interfacing ad7834 to 80c51 interface a serial interface between the ad7834 and the 80c51 micro- controller is shown in figure 20. txd of the 80c51 drives sclk of the ad7834 while rxd drives the serial data line of the part. the 80c51 provides the lsb of its sbuf register as the first bit in the serial data stream. the ad7834 expects the msb of the 24-bit write first. therefore, the user will have to ensure that the data in the sbuf register is arranged correctly so that this is taken into account. when data is to be transmitted to the part, p3.3 is taken low. data on rxd is valid on the falling edge of txd. the 80c51 transmits its data in 8-bit bytes with only 8 falling clock edges occurring in the transmit cycle. to load data to the ad7834, p3.3 is left low after the first eight bits are transferred. a second byte is then transferred, with p3.3 still kept low. after the third byte has been transferred, the p3.3 line is taken high. clr ldac fsync sclk din p3.5 p3.4 p3.3 txd rxd * additional pins omitted for clarity ad7834 * 80c51 * figure 20. ad7834 to 80c51 interface ldac and clr on the ad7834 are also controlled by 80c51 port outputs. the user can bring ldac low after every three bytes have been transmitted to update the dac which has been programmed. alternatively, it is possible to wait until all the in- put registers have been loaded (twelve byte transmits) and then update the dac outputs. ad7834 to 68hc11 interface figure 21 shows a serial interface between the ad7834 and the 68hc11 microcontroller. sck of the 68hc11 drives sclk of the ad7834 while the mosi output drives the serial data line, din, of the ad7834. the fsync signal is derived from port line pc7 in this example. for correct operation of this interface, the 68hc11 should be configured such that its cpol bit is a 0 and its cpha bit is a 1. when data is to be transferred to the part, pc7 is taken low. when the 68hc11 is configured like this, data on mosi is valid on the falling edge of sck. the 68hc11 transmits its serial data in 8-bit bytes, msb first. the ad7834 expects the msb of the 24-bit write first also. eight falling clock edges occur in the transmit cycle. to load data to the ad7834, pc7 is left low after the first eight bits are transferred. a second byte of data is then transmitted serially to the ad7834. then a third byte is transmitted, and when this transfer is complete, the pc7 line is taken high. clr ldac fsync sclk din pc5 pc6 pc7 sck mosi * additional pins omitted for clarity ad7834 * 68hc11 * figure 21. ad7834 to 68hc11 interface in figure 21, ldac and clr are controlled by the pc6 and pc5 port outputs. as with the 80c51, each dac of the ad7834 can be updated after each three-byte transfer, or else all dacs can be simultaneously updated after twelve bytes have been transferred. ad7834 to adsp-2101 interface an interface between the ad7834 and the adsp-2101 is shown in figure 22. in the interface shown, sport0 is used to trans- fer data to the part. sport1 is configured for alternate func- tions. fo, the flag output on sport1, is connected to ldac and is used to load the dac latches. in this way data can be transferred from the adsp-2101 to all the input registers in the dac and the dac latches can be updated simultaneously. in the application shown, the clr pin on the ad7834 is con- trolled by circuitry that monitors the power in the system. clr ldac fsync sclk din fo tfs sck dt * additional pins omitted for clarity ad7834 * adsp-2101 * power monitor figure 22. ad7834 to adsp-2101 interface the ad7834 requires 24 bits of serial data framed by a single fsync pulse. it is necessary that this fsync pulse stays low until all the data has been transferred. this can be provided by the adsp-2101 in one of two ways. both require setting the se-
ad7834/ad7835 rev. a C13C rial word length of the sport to 12 bits, with the following conditions: internal sclk; alternate framing mode; active low framing signal. data can be transferred using the autobuffering feature of the adsp-2101, sending two 12-bit words directly af- ter each other. this ensures a continuous tfs pulse. alterna- tively, the first data word can be loaded to the serial port, the subsequent interrupt that is generated can be trapped and then the second data word can be sent immediately after the first. again this produces a continuous tfs pulse that frames the 24 data bits. ad7834 to dsp56000/dsp56001 interface figure 23 shows a serial interface between the ad7834 and the dsp56000/dsp56001. the serial port is configured for a word length of 24 bits, gated clock and with fsl0 and fsl1 control bits each set to 0. normal mode synchronous operation is selected which allows the use of sc0 and sc1 as outputs con- trolling clr and ldac . the framing signal on sc2 has to be inverted before being applied to fsync. sck is internally generated on the dsp56000/dsp56001 and is applied to sclk on the ad7834. data from the dsp56000/dsp56001 is valid on the falling edge of sck. clr ldac fsync sclk din sc1 sc2 sck std sc0 * additional pins omitted for clarity ad7834 * dsp56000/ dsp56001 * figure 23. ad7834 to dsp5600/dsp56001 interface ad7834 to tms32020/tms320c25 a serial interface between the ad7834 and the tms32020/ tms320c25 dsp processor is shown in figure 24. the clkx and fsx signals for the tms32020/tms32025 should be gen- erated using an external clock/timer circuit. the clkx and fsx pin should be configured as inputs. the tms32020/ tms320c25 should be set up for an 8-bit serial data length. data can then be written to the ad7834 by writing three bytes to the serial port of the tms32020/tms320c25. in the con- figuration shown in figure 24 the clr input on the ad7834 is controlled by the xf output on the tms32020/tms320c25. the clock/timer circuit controls the ldac input on the ad7834. alternatively, ldac could also be tied to ground to allow automatic update of the dac latches after each transfer. clr ldac fsync sclk din xf fsx clkx dx * additional pins omitted for clarity ad7834 * tms32020/ tms320c25 * clock/ timer figure 24. ad7834 to tms32020/tms320c25 interface interfacing the ad783516-bit interface the ad7835 can be interfaced to a variety of microcontrollers or dsp processors, both 8-bit and 16-bit. figure 25 shows the ad7835 interfaced to a generic 16-bit microcontroller/dsp processor. byshf is tied to v cc in this interface. the lower ad- dress lines from the processor are connected to a0, a1 and a2 on the ad7835 as shown. the upper address lines are decoded to provide a chip select signal for the ad7835. they are also decoded (in conjunction with the lower address lines if need be) to provide a ldac signal. alternatively, ldac could be driven by an external timing circuit or just tied low. the data lines of the processor are connected to the data lines of the ad7835. the selection of the dacs is as given in table iii. * additional pins omitted for clarity v cc address decode ad7835 * d13 d0 cs ldac a2 a1 a0 wr byshf d13 d0 a2 a1 a0 r/ w data bus upper bits of address bus ?ontroller/ dsp processor * figure 25. ad7835 16-bit interface 8-bit interface figure 26 shows an 8-bit interface between the ad7835 and a generic 8-bit microcontroller/dsp processor. pins d13 to d8 of the ad7835 are tied to dgnd. pins d7 to d0 of the pro- cessor are connected to pins d7 to d0 of the ad7835. byshf is driven by the a0 line of the processor. this maps the dac upper bits and lower bits into adjacent bytes in the processors address space. table vi shows the truth table for addressing the dacs in the ad7835. if, for example, the base address for the dacs in the processor address space is decoded by the up- per address bits to location hc000, then the first dacs upper and lower bits are at locations hc000 and hc001 respectively. * additional pins omitted for clarity address decode ad7835 * d7 d0 cs ldac a2 a1 a0 wr byshf d7 d0 a2 a1 a0 r/ w data bus upper bits of address bus ?ontroller/ dsp processor * d13 d8 a3 dgnd figure 26. ad7835 8-bit interface
rev. a C14C ad7834/ad7835 when writing to the dacs, the lower 8 bits must be written first, followed by the upper 6 bits. the upper 6 bits should be output on data lines d0 to d5. once again, the upper address lines of the processor are decoded to provide a cs signal. they are also decoded in conjunction with lines a3 to a0 to provide a ldac signal. alternatively, ldac can be driven by an exter- nal timing circuit or, if its acceptable to allow the dac output to go to an intermediate value between 8-bit writes, ldac can be tied low. table vi. dac selection, 8-bit interface processor address lines dac selected a3 a2 a1 a0 1 x x 0 upper 6 bits of all dacs 1 x x 1 lower 8 bits of all dacs 0 0 0 0 upper 6 bits, dac 1 0 0 0 1 lower 8 bits, dac 1 0 0 1 0 upper 6 bits, dac 2 0 0 1 1 lower 8 bits, dac 2 0 1 0 0 upper 6 bits, dac 3 0 1 0 1 lower 8 bits, dac 3 0 1 1 0 upper 6 bits, dac 4 0 1 1 1 lower 8-bits, dac 4 applications serial interface to multiple ad7834s figure 27 shows how the package address pins of the ad7834 are used to address multiple ad7834s. the figure shows only 10 devices, but up to 32 ad7834s can each be assigned a * additional pins omitted for clarity ad7834 * device 0 paen ldac fsync sclk din pa0 pa1 pa2 pa3 pa4 v cc v cc ad7834 * device 9 paen ldac fsync sclk din pa0 pa1 pa2 pa3 pa4 ?ontroller control out control out sync out serial clock out serial data out ad7834 * device 1 paen ldac fsync sclk din pa0 pa1 pa2 pa3 pa4 figure 27. serial interface to multiple ad7834s unique address by hardwiring each of the package address pins to v cc or dgnd. normal operation of the device occurs when paen is low. when serial data is being written to the ad7834s, only the device with the same package address as the package address contained in the serial data will accept data into the input registers. if, on the other hand, paen is high, the package address is ignored and the data is loaded into the same channel on each package. the main limitation with multiple packages is the output update rate. for example, if an output update rate of 10 khz is re- quired, then there are 100 m s to load all dacs. assuming a se- rial clock frequency of 10 mhz, it takes 2.5 m s to load data to one dac. thus forty dacs or ten packages can be updated in this time. as the update rate requirement decreases, the num- ber of possible packages increases. opto-isolated interface in many process control applications it is necessary to provide an isolation barrier between the controller and the unit being controlled. opto-isolators can provide voltage isolation in ex- cess of 3 kv. the serial loading structure of the ad7834 makes it ideal for opto-isolated interfaces as the number of interface lines is kept to a minimum. figure 28 shows a 5-channel iso- lated interface to the ad7834. multiple devices are connected to the outputs of the opto-coupler and controlled as explained above. to reduce the number of opto-isolators, the paen line doesnt need to be controlled if it is not used. if the paen line is not controlled by the microcontroller then it should be tied low at each device. if simultaneous updating of the dacs is not required, then ldac pin on each part can be tied permanently low and a further opto-isolator is not needed. ?ontroller control out control out sync out serial clock out serial data out opto-coupler v cc to paen s to ldac s to fsync s to sclks to dins figure 28. opto-isolated interface automated test equipment the ad7834/ad7835 is particularly suited for use in an auto- mated test environment. figure 29 shows the ad7835 provid- ing the necessary voltages for the pin driver and the window comparator in a typical ate pin electronics configuration. two ad588s are used to provide reference voltages for the ad7835. in the configuration shown, the ad588s are configured so that the voltage at pin 1 is 5 v greater than the voltage at pin 9 and the voltage at pin 15 is 5 v less than the voltage at pin 9. one of the ad588s is used as a reference for dacs 1 and 2. these dacs are used to provide high and low levels for the pin driver. the pin driver may have an associated offset. this can be nulled by applying an offset voltage to pin 9 of the ad588. first, the code 1000 . . . 0000 is loaded into the dac1 latch and the pin driver output is set to the dac1 output. the
ad7834/ad7835 rev. a C15C v offset voltage is adjusted until 0 v appears between the pin driver output and dut gnd. this causes both v ref (+)a and v ref (C)a to be offset with respect to agnd by an amount equal to v offset . however the output of the pin driver will vary from C5 v to +5 v with respect to dut gnd as the dac in- put code varies from 000 . . . 000 to 111 . . . 111. the v offset voltage is also applied to the dsg a pin. when a clear is per- formed on the ad7835, the output of the pin driver will be 0 v with respect to dut gnd. * additional pins omitted for clarity 4 6 8 13 7 3 1 15 14 9 16 2 10 11 12 1? +15v ?5v 0.1? ad588 4 6 8 13 7 3 1 15 14 16 2 10 11 12 1? +15v ?5v ad588 8 dut gnd to tester window comparator ?5v +15v v ref (+)a v ref (?a dsg a v ref (+)b v ref (?b ad7835 * v out 1 v out 2 v out 3 v out 4 dsg b agnd dut gnd dut gnd v dut v offset pin driver figure 29. ate application the other ad588 is used to provide a reference voltage for dacs 3 and 4. these provide the reference voltages for the window comparator shown in the diagram. note that pin 9 of this ad588 is connected to dut gnd. this causes v ref (+)b and v ref (C)b to be referenced to dut gnd. as dac 3 and dac 4 input codes vary from 000 . . . 000 to 111 . . . 111, v out 3 and v out 4 vary from C5 v to +5 v with respect to dut gnd. dut gnd is also connected to dsg b. when the ad7835 is cleared, v out 3 and v out 4 are cleared to 0 v with respect to dut gnd. care must be taken to ensure that the maximum and minimum voltage specs for the ad7835 reference voltages are not broken in the above configuration. power supply bypassing and grounding in any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. the printed circuit board on which the ad7834/ad7835 is mounted should be designed such that the analog and digital sections are separated and confined to certain areas of the board. this facilitates the use of ground planes that can be separated easily. a minimum etch technique is generally best for ground planes as it gives the best shielding. digital and analog ground planes should only be joined at one place. if the ad7834/ad7835 is the only device requiring an agnd to dgnd connection, then the ground planes should be con- nected at the agnd and dgnd pins of the ad7834/ad7835. if the ad7834/ad7835 is in a system where multiple devices require an agnd to dgnd connection, the connection should still be made at one point only, a star ground point which should be established as close as possible to the ad7834/ ad7835. digital lines running under the device should be avoided as these will couple noise onto the die. the analog ground plane should be allowed to run under the ad7834/ad7835 to avoid noise coupling. the power supply lines of the ad7834/ ad7835 should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. fast switching signals like clocks should be shielded with digital ground to avoid radiating noise to other parts of the board and should never be run near the analog inputs. avoid crossover of digital and analog signals. traces on opposite sides of the board should run at right angles to each other. this re- duces the effects of feedthrough through the board. a microstrip technique is by far the best but not always possible with a double sided board. in this technique, the component side of the board is dedicated to ground plane while signal traces are placed on the solder side. the ad7834/ad7835 should have ample supply bypassing lo- cated as close to the package as possible, ideally right up against the device. figure 30 shows the recommended capacitor values of 10 m f in parallel with 0.1 m f on each of the supplies. the 10 m f capacitors are the tantalum bead type. the 0.1 m f ca- pacitor should have low effective series resistance (esr) and effective series inductance (esi), such as the common ceramic types, which provide a low impedance path to ground at high frequencies to handle transient currents due to internal logic switching. 10? 0.1? * additional pins omitted for clarity 10? 0.1? 10? 0.1? ad7834/ ad7835 * v dd v cc v ss agnd dgnd figure 30. power supply decoupling
rev. a C16C ad7834/ad7835 outline dimensions dimensions shown in inches and (mm). c2027aC6C9/95 printed in u.s.a. 28-leaded plastic dip (n-28) 28 1 14 15 1.565 (39.70) 1.380 (35.10) 0.580 (14.73) 0.485 (12.32) pin 1 0.022 (0.558) 0.014 (0.356) 0.060 (1.52) 0.015 (0.38) 0.200 (5.05) 0.125 (3.18) 0.150 (3.81) min seating plane 0.250 (6.35) max 0.100 (2.54) bsc 0.070 (1.77) max 0.015 (0.381) 0.008 (0.204) 0.195 (4.95) 0.125 (3.18) 0.625 (15.87) 0.600 (15.24) 28-leaded soic (r-28) 28 15 14 1 0.7125 (18.10) 0.6969 (17.70) 0.4193 (10.65) 0.3937 (10.00) 0.2992 (7.60) 0.2914 (7.40) pin 1 seating plane 0.0118 (0.30) 0.0040 (0.10) 0.0192 (0.49) 0.0138 (0.35) 0.1043 (2.65) 0.0926 (2.35) 0.0500 (1.27) bsc 0.0125 (0.32) 0.0091 (0.23) 0.0500 (1.27) 0.0157 (0.40) 8 0 0.0291 (0.74) 0.0098 (0.25) x 45 28-leaded cerdip (q-28) ? 28 1 14 15 0.610 (15.49) 0.500 (12.70) pin 1 0.005 (0.13) min 0.100 (2.54) max seating plane 0.026 (0.66) 0.014 (0.36) 0.110 (2.79) 0.090 (2.29) 0.225 (5.72) max 1.490 (37.85) max 0.150 (3.81) min 0.070 (1.78) 0.030 (0.76) 0.200 (5.08) 0.125 (3.18) 0.015 (0.38) min 15 0 0.620 (15.75) 0.590 (14.99) 0.018 (0.46) 0.008 (0.20) 44-pin pqfp (s-44) 0.548 (13.925) 0.546 (13.875) top view (pins down) 1 33 34 44 11 12 23 22 0.033 (0.84) 0.029 (0.74) 0.398 (10.11) 0.390 (9.91) 0.016 (0.41) 0.012 (0.30) 0.083 (2.11) 0.077 (1.96) 0.040 (1.02) 0.032 (0.81) 0.040 (1.02) 0.032 (0.81) seating plane 0.096 (2.44) max 0.037 (0.94) 0.025 (0.64) 8 0.8 44-pin plcc (p-44a) 6 pin 1 identifier 7 40 39 17 18 29 28 top view (pins down) 0.695 (17.65) 0.685 (17.40) sq 0.656 (16.66) 0.650 (16.51) sq 0.048 (1.21) 0.042 (1.07) 0.048 (1.21) 0.042 (1.07) 0.020 (0.50) r 0.021 (0.53) 0.013 (0.33) 0.050 (1.27) bsc 0.63 (16.00) 0.59 (14.99) 0.032 (0.81) 0.026 (0.66) 0.180 (4.57) 0.165 (4.19) 0.040 (1.01) 0.025 (0.64) 0.025 (0.63) 0.015 (0.38) 0.110 (2.79) 0.085 (2.16) 0.056 (1.42) 0.042 (1.07)

▲Up To Search▲

Price & Availability of AD7835AP

	To Download AD7835AP Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .